- Intel 8048 Datasheet
- Intel 8048 Datasheet Pdf
- Intel 8048 Datasheet Pdf Free
- Intel 8048 Datasheet Pdf Pdf
- Intel 8048 Datasheet Pdf Converter
- Intel 8048 Datasheet Pdf Download
Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.
Sign upEESchema-DOCLIB Version 2.0 |
# |
$CMP 16450 |
D PC16450, Universal Asynchronous Receiver/Transmitter, PDIP-40 |
K 1ch UART |
$ENDCMP |
# |
$CMP 16550 |
D PC16550D, Universal Asynchronous Receiver/Transmitter with FIFOs, PDIP-40 |
K 1ch UART FIFO |
F http://www.ti.com/lit/ds/symlink/pc16550d.pdf |
$ENDCMP |
# |
$CMP 8035 |
D MCS-48 8-bit Microcontroller, No (EP)ROM, 64B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8039 |
D MCS-48 8-bit Microcontroller, No (EP)ROM, 128B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8040 |
D MCS-48 8-bit Microcontroller, No (EP)ROM, 256B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8048 |
D MCS-48 8-bit Microcontroller, 1KB Mask ROM, 64B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8049 |
D MCS-48 8-bit Microcontroller, 2KB Mask ROM, 128B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8050 |
D MCS-48 8-bit Microcontroller, 4KB Mask ROM, 256B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8086_Max_Mode |
D 8086 (maximum mode), 16-Bit HMOS Microprocessor, PDIP-40 |
K MPRO |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8086/231455-006.pdf |
$ENDCMP |
# |
$CMP 8086_Min_Mode |
D 8086 (minimum mode), 16-Bit HMOS Microprocessor, PDIP-40 |
K MPRO |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8086/231455-006.pdf |
$ENDCMP |
# |
$CMP 8087 |
D Math Coprocessor for Intel 8086/8088/80186/80188 microprocessors, PDIP-40 |
K FPU |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8087/205835-007.pdf |
$ENDCMP |
# |
$CMP 8088 |
D 8088 (minimum mode), 8-Bit HMOS Microprocessor, PDIP-40 |
K MPRO |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8088/231456-006.pdf |
$ENDCMP |
# |
$CMP 8088_Max_Mode |
D 8088 (maximum mode), 8-Bit HMOS Microprocessor, PDIP-40 |
K MPRO |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8088/231456-006.pdf |
$ENDCMP |
# |
$CMP 8088_Min_Mode |
D 8088 (minimum mode), 8-Bit HMOS Microprocessor, PDIP-40 |
K MPRO |
F http://datasheets.chipdb.org/Intel/x86/808x/datashts/8088/231456-006.pdf |
$ENDCMP |
# |
$CMP 8237 |
D Programmable DMA Controller, PDIP-40 |
K 8237 DMA |
F https://pdos.csail.mit.edu/6.828/2012/readings/hardware/8237A.pdf |
$ENDCMP |
# |
$CMP 8250 |
D PC8250A, Universal Asynchronous Receiver/Transmitter, PDIP-40 |
K 1ch UART |
$ENDCMP |
# |
$CMP 8252 |
D Universal Asynchronous Receiver/Transmitter, PDIP-28 |
K UART Serial Interface |
$ENDCMP |
# |
$CMP 8253 |
D Programmable Interval Timer, PDIP-24 |
K Timer Counter |
F http://www.cpcwiki.eu/imgs/e/e3/8253.pdf |
$ENDCMP |
# |
$CMP 8254 |
D Programmable Interval Timer, PDIP-24 |
K Timer Counter |
F http://www.scs.stanford.edu/10wi-cs140/pintos/specs/8254.pdf |
$ENDCMP |
# |
$CMP 8255 |
D Programmable Peripheral Interface, PDIP-40 |
K 8255 PPI |
F http://aturing.umcs.maine.edu/~meadow/courses/cos335/Intel8255A.pdf |
$ENDCMP |
# |
$CMP 8255A |
D Programmable Peripheral Interface, PDIP-40 |
K 8255 PPI |
F http://aturing.umcs.maine.edu/~meadow/courses/cos335/Intel8255A.pdf |
$ENDCMP |
# |
$CMP 8259 |
D 8259, Programmable Interrupt Controller, PDIP-28 |
K PIC |
F http://pdos.csail.mit.edu/6.828/2005/readings/hardware/8259A.pdf |
$ENDCMP |
# |
$CMP 82720 |
D Graphics Display Controller, PDIP-40 |
K Graphics Controller |
$ENDCMP |
# |
$CMP 8284 |
D Clock Generator and Driver for i8086/88 Microcontrollers, PDIP-18 |
K Clock Generator |
F http://www.cpu-galaxy.at/cpu/ram%20rom%20eprom/other_intel_chips/other_intel-Dateien/D8284A_Datasheet.pdf |
$ENDCMP |
# |
$CMP 8288 |
D Bus Controller for Intel 8086/8088/80186/80188 microprocessors, DIP-20 |
K Bus Controller |
F http://www.datasheets360.com/pdf/7208679415653955300 |
$ENDCMP |
# |
$CMP 82C54 |
D CHMOS Programmable Interval Timer, PDIP-24 |
K Timer Counter |
F http://download.intel.com/design/archives/periphrl/docs/23124406.pdf |
$ENDCMP |
# |
$CMP 82C54_PLCC |
D CHMOS Programmable Interval Timer, PLCC-28 |
K Timer Counter |
F http://download.intel.com/design/archives/periphrl/docs/23124406.pdf |
$ENDCMP |
# |
$CMP 82C55A |
D CHMOS Programmable Peripheral Interface, PDIP-40 |
K 8255 PPI |
F http://jap.hu/electronic/8255.pdf |
$ENDCMP |
# |
$CMP 82C55A_PLCC |
D CHMOS Programmable Peripheral Interface, PLCC-44 |
K 8255 PPI |
F http://jap.hu/electronic/8255.pdf |
$ENDCMP |
# |
$CMP 8748 |
D i8748, MCS-48 8-bit Microcontroller with Internal EPROM, 1KB EPROM, 64B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP 8749 |
D i8748, MCS-48 8-bit Microcontroller with Internal EPROM, 2KB EPROM, 128B RAM, DIP-40 |
K MCS-48 uC Microcontroller |
$ENDCMP |
# |
$CMP I386EX_PQFP |
D Intel I386EX Embedded microprocessor, PQFP-132 |
K MPRO |
$ENDCMP |
# |
#End Doc Library |
8048AH datasheet, 8048AH circuit, 8048AH data sheet: INTEL - HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER,alldatasheet, datasheet, Datasheet search site for Electronic Components and Semiconductors, integrated circuits, diodes, triacs, and other semiconductors. Title: Intel-8048-8049-8050-plcc-dip.plcc Author: Ceibo Created Date: 7/24/2014 4:56:12 AM. The MCS-48 microcontroller (µC) series, Intel's first microcontroller, was originally released in 1976. Its first members were 8048, 8035 and 8748. Initially this family was produced using NMOS technology, in the early 1980s it became available in CMOS technology. 8048 CC Theory of Operation Change Page THEORY OF OPERATION The IMSAI 8048 CC (Control Computer) is an INTEL 8048/8748/8035 based single card computer and development system. The CPU chip has three versions: the 8035 with no internal program memory, the 8048 with IK bytes of internal ROM, and the 8748 with IK bytes of internal EPRDM.
Copy lines Copy permalink
I am trying to understand the MOVP
and MOVP3
instruction of 8048 microcontroller. Now in manuals no specific, clear example is given. What are the functions of these instructions?
MOVP A, @A
--> move program data in current page in accumulator, which locations data is copied here?MOVP3 A,@A
--> Here also same is the question?
And in manual it's given ---'instructions such as MOVP
and MOVP3
allow easy access to data 'lookup' tables'. Now what is the meaning of it? Lookup table all the entries must be needed but here only 1 location is copied(?).
1 Answer
$begingroup$Intel 8048 Datasheet
It's been a long time since I've used 8048, and I don't have one available right now, so pardon me if this is a bit incomplete...
Intel 8048 Datasheet Pdf
Like the 8051 that came later, the 8048 has several address spaces. Data Memory address 0 is a physically different piece of memory from Program Memory address 0. The later 8031/8032/8051/8052 replaced the MOVP
and MOVP3
(move from program) instructions with a single MOVC
(move from code) instruction, and a 16-bit data pointer. But the 8048 only has 8-bit registers, so it has to do some extra work to determine the full address in program memory.
The 8048 MOVP
instruction is similar to the later 8051 MOVC
instruction, loading a constant value from a location in the Program Memory address space. This is useful for selecting a value from a constant table of values.
The Program Memory is organized in several pages, starting with page 0. For short sequences of data, like loading a 'hello world' string, it was common practice to put the constant data immediately after the subroutine, so that the constant data would be in the same program memory page as the subroutine that requires that data. The MOVP
instruction is used to access that data.
But for larger tables, or for tables that might need to be accessed from any subroutine, the MOVP3
instruction was used. MOVP3
is just like MOVP
except the data comes from page 3 of the program memory address space.
MOVP
instruction forms the full address in program memory by combining the 8 bits of register A with the uppper part of the address where the MOVP
instruction itself is being executed from. Put in terms of a C language expresssion, the program memory address would be ((programCounterAddress &~ 0x0FF) | regA_before)
Then the value read from that program memory address, becomes the new value of register A.
Intel 8048 Datasheet Pdf Free
MOVP3
instruction forms the full address in program memory by combining the 8 bits of register A with the uppper part of the address of page 3, 0x0300, regardless of the address the MOVP3
instruction itself is being executed from. Then the value read from program memory address (0x300 | regA_before)
becomes the new value of register A.